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Abstract
In this paper, we propose an approach for the analysis of power supply noise
in the frequency domain. Power supply network is modeled as a linear time
invariant (LTI) system comprising of the parasitic resistance (R), inductance
(L), and capacita.nce (C). Each gate (or cell) is modeled as a time-varying current source. Voltage fluctuation caused by t he switching events is calculated
based on the effective impedances seen by the corresponding current sources
and the spatial correlation between the nodes of the power network. Superposition is applied t o the LTI system to obtain the overall noise spectrum
at any node of the power supply network. Inverse Fast Fourier Transformation (IFFT) is then performed on the frequency domain noise spectrum
to obtain the time domain noise waveform. Given the POWER/GROUND
network and the time-varying current sources derived from an event-driven
simulation based on primary inputs, our approach can produce accurate noise
waveforms while being two orders of ma.gnitude faster than HSPICE.

1. Introduction
As VLSI technology advances to the deep sub-micron (DSM) regime, the transistor
dimensions are aggressively scaled down to achieve high performance while lower
power dissipation is achieved by scaling down the supply voltage. However, due to
the high packing density of transistors, the power supply current is increasing, and
a t the same time, t h e switching speeds of transistors are getting faster. As a result,
a large number of simultaneous switching in the circuitry can cause considerable
noise over t h e power supply network. The switching noise on power supply network
consists of two components: inductive noise and resistive noise. T h e inductive noise,
known as t h e Ldildt voltage fluctuation, is attributed t o t h e inductive parasitics L
on t h e power/ground ( P I G ) grids and the rate of change of the switching currents.
T h e inductive noise is getting more severe each generation as the transistor speed
increases. T h e resistive parasitics R on the power distribution network, on the other
hand, is accountable for the resistive noise, which is t h e I R voltage drop on t h e
P / G network. As the integration density increases, simultaneous switching of a large
number of transistors can induce very large current spikes, which in turn increases
t h e I R drop on P / G network. T h e switching noise on t h e power distribution network
must be contained t o a tolerable level to ensure the reliability of the circuit. In order
t o effectively combat t h e switching noise, estimation of the switching noise on P I G
network is necessary a t an early phase of the design process so that different design
schemes can be explored t o relieve the noise issue.
Recently, several approaches have been proposed t o estimate t h e power supply
noise [61[71[8].Chen and Ling [6] proposed an approach t o estimate the power supply
noise based on an integrated package-level and chip-level power bus model. Chang,
Gupta and Breuer [7] proposed an analytical model to estimate the ground bounce
caused by the switching in t h e internal circuitry for sub-micron VLSI circuits. Jiang,

Cheng and Deng [8] proposed a Genetic Algorithm-based approach that considered
the dependence of switching noise on input patterns under a distributed RC model
of the P / G network. One should note that all these approaches are based on time
domain analysis. Since a P / G network is essentially a distributed RLC network and
the behavior of the system is governed by a group of coupled differential equations, an
analytical solution is, in general, impossible. Eventually, all the time domain analysis
will resort to numerical approaches to solve the differential equations. To be more
specific, iterations with small time steps are performed to get reasonable and accurate
noise waveforms. T h e positive side of time domain based approaches is that there
are standard numerical solvers; such as SPICE or SPICE like tools, available for use.
T h e negative side is that the time domain iterations are, in general, computation
intensive. Frequency domain analysis can reduce the complexity of computation by
eliminating the iterations. In frequency domain analysis, differential equations are
converted to equations of poly~lomials,which are easier to solve in general.
Another difficulty in the P / G network noise analysis is modeling the transistors
(gates) connected to P / G grids. One possibility is to approximate the transistors
as linear resistors. Due to the high nonlinearity of the transistors in the saturation
region [2], this model can introduce significant distortion, and, therefore, is not suitable. A better way t o handle the intrinsic nonlinearity of the transistors is to model
These timeconducting transistors (gates) as time-varying current sources [4][3][6].
varying current sources will draw (sink) current from (to) power grids (ground grids)
and cause voltage fluctuations in the P / G network.
111 this report, we propose an approach for the analysis of the P / G noise in the
frequenc,~domain. The P / G network is modeled as a linear time invariant (LTI)
RLC network. The gates connected to the P / G grids are modeled as time-varying
current sources.

The frequency domain noise spectrum at any node of the P / G

network is calculated using the effective impedances seen by the switching currents
a,t different nodes and the spatial correlation between the nodes. Inverse fast Fourier
transformation ( I F F T ) is performed on the samples of the frequency domain noise

spect,rum to construct the noise waveform in the time domain. For a given P/G
network and the switching current waveforms of each cell derived from an eventdriven simulation based on the primary inputs, our approach can produce accurate
noise waveforms while being two order of magnitude faster than HSPICE.
The rest of the report is organized as follows: The preliminaries for frequency
domain noise analysis are presented in chapter 11. Algorithms for frequency domain
noise spectrum calculation are given in chapter 111. Experimental results are discussed
in chapter IV. Finally, conclusions are drawn in chapter V.

2. Preliminaries
T h e P / G network is designed t o power t h e circuitry so that every logic gate is properly
connected t o t h e power and ground signal. Ideally, each gate will see a constant VDD
on t h e power network and constant "Zero Voltage" on ground network. In reality,
since there are many on-going switching events in t h e circuitry and each switching
gate will source (sink) current from (to) power (ground) network, the voltage on
t h e P / G network no longer remains constant. T h e voltage fluctuations on the P / G
network are called power supply noise. We model the parasitics on t h e P / G network
as pseudo-distributed

RLC,and

t h e switching gates as time-varying current sources.

T h e P / G network is equivalent t o a n

RLC

network with multiple current sources

as inputs. Each current source will contribute t o the noise a t every node of the

P / G network. Every node is an output node from noise point of view . T h e P / G
network under consideration is essentially an

RLC network

with multiple inputs and

multiple outputs. T h e noise caused by current source i at node i (denoted as V;(w))
is calculated based on the equivalent impedance seen by current source i. T h e noise
a t node j caused by current source i (denoted as Kj(w))is calculated using the voltage

division coeficient pij(w) between node i and node j. T h e voltage division coeficient
pij(w) is defined as:

and it can b e calculated using voltage division principle for series connected impedances.
T h e voltage division coeficients pij(w)'s are determined by t h e topology and the RLC
parameters of the P / G network, and do not depend on t h e current sources.
To illustrate our model, we will begin with a simple example as shown in figure 2.l.(a). T h e power network is just a short VDD line powering three cells. T h e

Fig. 2.1. A simple power line ( a ) and its equivalent RLC model ( b )

power pad is modeled as an ideal voltage source with 0 impedance. Each segment
(between the connecting points) of the power line is modeled as a lumped RLC. and
each cell is modeled as a time-varying current source as illustrated in figure l ( b ) . For
notation purpose, let i ( t ) and v(t) denote an analog current waveform and an analog
voltage waveform; I ( w ) and V,(w) denote the corresponding Fourier transform ( F T )
of i ( t ) and v(t), respectively. To characterize the switching noise at node 1, 2, 3, we
first need to calculate the frequency domain noise spectrum at the three locations.
First, we consider the noise at node 1, 2, 3 caused by current source i l ( t ) . At node

1, the current source 1 will see an equivalent impedance:

where the Z/ij(w) and the Z!:(W)

are given by following equations:

Hence the noise at node 1 caused by current source 1 is given as:

The noise K l ( w ) at node 1 will also affect the voltage at node 2 and node 3 since
they are connected in the RLC network. The voltage fluctuation at node 2 caused

by current source 1 (denot'ed as V12(w))and the voltage fluctuation at node 3 caused
by current source 1 (denoted as

K3(u))can

be calculated using the voltage division

principle for series connected impedances.

where p12(w)is defined as the voltage division coeficient between node 1 and node
2, and p13(w) as the voltage division coeficient between node 1 and node 3.

Similarly, we can calculate the noise at node 1, 2, 3 caused by current source 2 as:

and the noise at node 1, 2, 3 caused by current source 3 as:

Since the power grid is an RLC LTI system, we can superpose the contributions of
each current source to obtain the overall noise spectrum at node 1, 2, 3 as follows:

Rewriting the above equations in ma,trix form, we get:

One should note that the voltage divisiotz coeficient pij(w) are, in general, not symmetric, i.e. pij(w) is different from pji(w). The noise spectrum calculated so far is
called spectrum of the analog signal [I] since we use the spectra of analog current waveforms in our calculation. The spectrunt of the analog signal needs to be converted
to spectrum of the discrete-time signal before Inverse Discrete Fourirr Transform
(IDFT) can be applied to get the time domain noise waveform. There is a simple
relationship between spectrum of the discrete-ti,me signal and spectrum of the analog

signal if the sampling frequency (F,) is greater than or e q ual to the Nyquist rate
(Nyquist rate= 2 B , B is the bandwidth of the signal) [:I.]:

For the noise analysis here, the inputs to the system are the current sources.
The sampling frequency Fs is determined by the bandwidth of the switching current
waveforms. If we know the shortest duration of the current sources is 2r, then B

Fs can be chosen t o be

y.

-

f.

For VLSI circuits operating around lGHz frequency,

Fs = 1024GHz is good enough to avoid aliasing. Once we have the noise spectrum of
the discrete-time signal, we sample the noise spectrum evenly across the bandwidth
(from - B to +B) to obtain N ( N = &)sample points in the frequency domain. The
number of samples N should be large enough (i.e. A F should be small enough) such
that the frequency samples can accurately represent the noise spectrum profile. As a
rule of thumb, N = 4096, is good enough to accurately reconstruct the tirne domain
signals. After we obtain the frequency domain samples, IFFT (IFFT is an efficient
computational algorithm for IDFT [I]) is ~ e r f o r m e don the samples to produce the
time domain noise waveform v ( t ) .

For a general P/G network with n nodes ( each node is connected to a cell), there
are n current sources. The noise at any node of interest in the P/C: network can be
determined as follows:

-

-

vjl'(w)

vL2)(w )
-

-

v,cn)(w) -

where T/,;(w) is the noise spectrum at node i due to current source i, pij(w) is the

voltage division coeficient between node i and node j .

where

z$L

is the equivalent impedance of the whole P/G network seen by the current

source at node i.

In the next section, we will provide an efficient algorithm for

calculating the equivalent impedance seen by the current source at each node and the

voltage division coeficient pij(w)'s between the nodes of the P/G network.

3. Algorithm for Calculating Noise Spectrum on the P / G

Network
The proposed methodology can be applied to any P / G network. For a generic P/G
mesh with multiple P / G PAD'S, computation of the effective impedances and the

voltage division coeficient pij(w)'s between the nodes are more involved but can be
done. In this research, we consider a single-PAD tree design [9] for both the POWER
network and the GROUND network to illustrate our methodology.

**
Fig. 3.1. A single-PAD tree power network (a) and its equivalent R.LC model (b)

The POWER network is a tree comprising of N nodes and each node is connected
to a cell. The POWER network topology and its equivalent RLC; model are illustrated in figure 3.1 (the GROUND network is modeled similarly). For simplicity, the
parasitics on each PIG segment is modeled as a lumped R,, L,,

C,for n = 1 7 2 ,..., N.

7

The Rnis7 Ln 7s, C n s and the nodes are indexed in a depth-first order with respect
to power PAD.
The values of the parameters Rn7sand Ln7sare obtained based on the segment
length and the technology parameters that we obtained from Intel. The C,'s consist

a

P / G metal line capacitance

a

Transistor junction capacitances

a

Decoupling capacitances.

We assume the topology of the power network and the para~it~ics
are given. Each cell
connected to the the P / G network is modeled a.s a time-varying current source. The
information about the current sources (magnitude and timing) can be derived from
an event-driven simulation based on the primary inputs. As discussed in Section 11,
the noise spectrum at any node of the P / G network caused by the current sources
can be determined based on eqn. 2.13 provided that we know all the voltage divi-

sion coe.ficients between the nodes and the effective impedance seen by each current
source. We focus on the noise analysis of the POWER network. The noise on the
GROUND network can be analyzed similarly.
The following is the proposed algorithm for calculating the effective impedance
at each current source and the voltage division coeficients between the nodes on
the POWER network. For notation purpose, Rij and Lij denote the resistance and
inductance between node i and node j;

z;:'

denotes the impedance of the branch

forking at node i in the direction to node j (including all the downstream nodes);

.Z:$ represents the equivalent impedance seen by the current source at node i. The
algorithm consists of two procedures and they are detailed in figure 3.2 and figure 3.3
respectively. The procedure Top-down Traversal(node iJ root node) calculates the
equivalent impendance of the subtree rooted at node i, where the subtree is defined
with respect t o the root node provided as the second argument of the procedure. If
the procedure is invoked as Top-down Traversal(node i, node

2).

it will calculate the

equivalent impedance of the whole POWER network seen by the current source at
node i (in this case, node i is the root of the whole tree). The procedure calculates
the equivalent impedance at a root (or subroot) node in a top-down traversal fashion.
The procedure will call itself recursively along a branch until a leaf node is reached.

Top-down Traversal(node i, root node )
For each child node j (of node i) , j = 1 , ..., Bi

If z:,-" is available
do nothing
Else {
Switch(case)
Case: node j is VDD PAD
= R~+ jwLi
Case: node j is a leaf node
1
z:,-" = Rij + j w L i j + JWCJ
Case: node j is the root of a subtree
z:,-" = Rij jwLij+ Top-down Tmversal(node j, node i)
Store z:,-"

+

1

Y:~,,=

zB*1
z;;+J+ jwCi
,=I

Store z$,
Return z!$

Fig. 3.2. Procedure 1: Top-down Traversal(node i, root node) for calculating the
impedance of node i

The branch impedances are stored at each node so that they can be reused later. As
we invoke the procedure to calculate the equivalent impedances seen by the current
sources at different nodes, we are just redefining the tree structure by changing the
root from one node to another node and do the top down traversal from the newly
defined root. Since most of the branch impedances are already calculated and stored,
little computation is needed to determine the equivalent impedance at the new root.
This computation sharing makes the algorithm computation efficient. The second
procedure Find Voltage Division Coe.@cient pij (u)
() computes the zioltage division

coeficient between node i and node j. As pointed out in section 11, the pij(w)'s
are directional, and p;j

#

pj; in general. Along the branch from node i to node j,

the volta.ge diuision exibits a chain rule relationship. To be more specific, let Pij =
path from node i t o node j, let l(;j),2(;j), ..., I<(ij)
be the nodes on Pij indexed in a

Find Voltage Division Coefficient pij ( w ) ()
If

pij(w)

Return
Else {

is available
pij ( w )

from node i to node j (including node i j)
Nodes on P i j are indexed as
2 ( i j ) , ...,
in a sequent.la1 order fro111 node i t,o node j
If ~ i k ( is~ known,
)
for some k E
..., K ( i j ) )
Pij=path

pkj

( u ) =Find

Voltage Division Coeficient p k j ( w ) ()

~ i j ( f=
~ ~) i ( kw ) ~ k( jw )
Else if p k j ( w ) is known,

for some k E { l i j ,...,K i j }
Find Voltage Division Coeficient pik ( w ) ()
~ i j ( w=
) ~ik(w)~kj(w)
pik ( w ) =

Else

zk-rk+l

-Rk,k+l-j~Lk,k+l

= br
zk-rk+l
b
where k = l ( i j )...,
, I<(ij)
~ i j (=
~ pi2(,,,
)
( w ) ~ 2 ( , j , 3 ( ;(,w
, ) . .~k-l(,,)j(w)
Pk,k+l

r

Store p i j ( w )
Return pij ( w )

1
Fig. 3.3. Procedure 2: Find Voltage Division Coeficienf p i j ( w )

se q uential order from node i t o node j, then

If pik(w) (or p k j ( w ) ) is already computed for some node k on Pij. we just need t o
compute p k j ( w ) (or pik(#)). The product of the two will give pij(w). By exploiting
the chain rule, the cornpution cost is greatly reduced. In the general case, the voltage
division coeficient p i j ( w )can be determined by finding the voltage division coeficients
between the adjacent nodes on the path Pij using the voltage division principle anlong
the series connected impedances.

where k = 1(,,),..., I<(,,).

Rk,k+l

and Lk,k+l are the resistance and inductance between

node k and node k + l . Given the POWER network topology, the procedure Topdown Traversal(node i. root node) is called at each node to calculate the equivalent

impedance seen by the current source at the node. Similarly, the procedure Find

Voltage Division Coeficient pij(w)() is invoked at each node to calculate the voltage
division coeficients between the node and other nodes. Combining equation 2.13 and
equation 2.14 together, we get:

-

-

vjl'(w)
vj2'(w)

-

-

vjn)(w) -

Given the equivalent impedance

z,$,'s and

volta ge division coeficient p,(w)'s, the

frequency domain noise spectrum at any node of the POWER network can be calculated based on eqn. 3.3 for given switching current waveforms. The noise spectrum
is then converted to spectrum of the discrete-time signal using eqn. 2.11. IFFT is
performed to get the time domain noise waveform. The procedure is summarized in
figure 3.4.
N o i s e Analysis(power network, current sources )
For each node i of the POWER network, i = 1,2, ..., N
Top-down Traversal(node i: node i)
For each node i of the POWER network, i = 1,2, ..., N
For each node j of the POWER network, j # i
Find Voltage Division Coefficient p i j ( u ) ( )
Calculate noise spectrum using e q n . 3.3
Convert noise spectrum to digital spectrum using e q n . 2.11
Frequency domain sampling to get N samples
IFFT to get time domain noise waveform

Fig. 3.4. Algorithm for calculating the power supply noise

4. Experimental Results
To verify our methodology, we implemented the proposed algorithm in C. All the
simulations are done in MATLAB.
Experiment 1: In this experiment. we consider a very simplified power network
similar to the one shown in figure 2.1. The VDD line is powering five cells. The
RLC parameters of the five segments are as follows: R1 = 1.00, L1 = 0.2nH, C1 =
20fF; Rz = 0.5fl, L2 = 0.3nH, Cz = 3 0 f F ; R3 = 1.00, L3 = 0.2nH, C3 =
20f F; R4 = 0.40, Lj4 = O.lnH, C4= 10f F ; R5 = 1.00, L5 = 0.2nH, C5 = 20f F .
In the simulation, cells 1, 3, 5 are switching, cells 2, 4 remain stable. Current sources

1, 3, 5 are approximated with three isosceles triangular waveforms, with peak values of
2mA, 10m A, 5mA and durations of 80ps, 80ps and 60ps. The three switching events
occur at 160ps, 220ps and 230ps respectively with reference t o the same clock edge.
Since cells 2 , 4 are not switching, current sources 2 , 4 are set to zero accordingly. Power
supply noise is calculated with the proposed algorithm (F, = 512GHz, N = 4096).
The spectrum of the noise at node 5 is presented in figure 4.1. The time domain
noise waveform is obtained from IFFT and is shown in figure 4.2. HPICE simulation
is performed with the same current sources as stimuli to the system and the noise
waveform at node 5 is also shown in figure 4.2 for comparison. As demonstrated, the
experimental result matches very well with HSPICE.
E.xperiment 2: In this experiment, we consider a single-PAD tree power network
similar to the one shown in figure 3.1. A power grid tree with 100 nodes is investigated.
The RLC parameters are selected based on the technology parameters from 1999 ITRS
(International Technology Roadmap of Semiconductor) for 0.25pm technology. The
current source at each node is approximated as a triangular waveform with a duration
of 120ps and a peak value of 2mA. If a cell is not switching, the corresponding

Frqusrcy (HZ)

x 10,'

Fig. 4.1. Spectrum of the power supply noise on the VDD Grid at node 5 of
experiment 1

current source will be set to 0. In the simulation, we assume only 113 of the cells
are switching. The timing of the switching events is generated in such a way that
the switching events along any branch of the power grid tree will overlap 40ps if
occurred at neighboring nodes. Since the noise at each node of the power network
can be calculated the same way, we will only consider noise at an internal node as
an example. The noise waveform obtained with our methodology ( F , = 512GHZ,

N = 4096) is presented in figure 4.3. The noise waveform matches perfectly with the
noise waveform from HSPICE. The run time of our simulation is 20s, which is more
than one order of magnitude less than the HSPICE simulation time 285s. We should
point out that the same current sources are used, as stimuli to the power network, in
the HSPICE simulation as those used in our calculation.
The above experimental results show that our methodology models the power
supply noise accurately provided that we can indeed approximatmeeach switching
cell (gate) as a time-varying current source. To be more precise, our method is itself
rigorous in calculating noise for given R.LC network with time-varying current sources
as stimuli. The question is how good is the assumption that each switching gate can
be modeled as a time-varying current source? Experiment 3 serves the purpose of
checking the validity of the assumption that each gate can be approximated as a

Power suppri nolss on VDD Grd Onode 5
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Fig. 4.2. Power supply noise on the VDD grid at node 5 of experiment 1

current source for power supply noise analysis.
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Fig. 4.3. Power supply noise on the VDD grid at an internal node of experiment 2

Experiment 3: In this experiment, we investigate the power supply noise of benchmark circuit C432 (ISCAS85). We assume a single-PAD tree topology for the power
network . The circuit is implemented with TSMC 0.25,um technology. Monte Carlo
technique is used to generate input vectors. For each input vector pair, event-driven
simulation is performed to determine the timing of the switching events and the corresponding current waveforms. Noise on the power grid is calculated in two different
ways. One way is to simulate the circuit at transistor level with HSPICE. The other

way is to calculate the noise with our proposed methodology. Each switching gate
is modeled with the corresponding current waveform (current source) obtained from
the event-driven simulation. For simplicity, current waveforms are approximated with
triangular waveforms in our analysis. The noise waveform (for a randomly generated
input vector pair) at a node far from VDD pad in the power grid tree is shown in
figure 4.4. The noise waveform calculated with our proposed method has a similar
profile as that from HSPICE. The peak noise value (124mV) from our calculation
matches the peak noise (113mV) from HSPICE with less than 10% of error. While
our computation (including the computation time spent in event-driven simulation)
takes 35s t o complete, the HSPICE simulation takes 70 minutes (3200s). Our approach is more than 2 orders of magnitude faster than HSPICE. Although the noise
waveforms do not match in detail due to our simple approximation of the current
waveforms and potential inaccuracy in the timing estimation, the main features of
the noise on the power grid are captured. Better approximation of the current waveform and accurate timing analysis of the switching events will produce more accurate
results. We may cautiously draw the conclusion that switching gates can be modeled
as time-varying current sources in power supply noise analysis, and accurate approximation of the switching current waveforms and accurate timing [5] of the switching
events are necessary to get accurate noise waveform. Since the RLC parasitics on
the P I G network are explicitly incorporated in our model, the effect of decoupling
capacitance can be easily analyzed using our methodology. Our methodology can
also be used to evaluate the worst case noise bound on the P I G network based on
the worst case input vector pairs derived using similar techniques as those presented
in [lo].

Power DUDDW m&eof Ch7 C432

Fig. 4.4. Power supply noise on the VDD grid of circuit (2432

5 . Conclusions
In this report, a frequency domain based approach is proposed for the power supply
noise analysis. T h e power supply grid is modeled as a linear time invariant (LTI)
RLC network. T h e switching events are modeled as time-varying current sources.
Frequency domain noise spectrum is calculated by analyzing the effective impedance
seen by each current source and the spatial correlation (voltage division coe.ficients)
between the nodes.

I F F T is performed on the frequency domain noise spectrum

to get time domain noise waveform. For a given POWER/GROUND network and
switching current waveforms derived from an event-driven simulation based on the
primary inputs, our method can produce accurate noise waveforms while being two
order of magnitude faster than HSPICE. The proposed methodology can be used to
analyze the power supply noise (at gate level) a t the early phase of the design process.
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